ABSTRACT This paper proposes a new switched capacitor (SC-Type) inverter for asymmetrical multilevel inverters (MLIs) with fewer components. In order to balance the voltages of the capacitors, the proposed topology uses a special method to charge/discharge the capacitors. In the proposed inverter, the number of switches, the number of dc voltage sources, the amount of blocked voltage in the switches, and the power losses are reduced. Fewer components result in lower size, complexity, and cost of MLI. Cascade connection of the proposed topology is used to achieve a higher number of output voltage levels. The MATLAB simulations and experimental results of a 25-level MLI verify the good performance of the proposed inverter.
I. INTRODUCTION
Multilevel inverters (MLIs) have been interested as necessary devices with a wide range of applications which growingly affect the power electronics. They have been considered for many benefits such as high-quality output voltage, better electromagnetic characteristics, low stress on switches, and so on [1] - [6] . They can be used in electric vehicles, photovoltaic systems, wind farms, static compensators, HVDC systems, and electric motor drives [7] - [11] . An MLI is formed by different arrangements of semiconductor switches and dc links to generate n-level output waveforms, which are divided into three main classifications [12] - [14] : neutral point clamped (NPC) [15] , flying capacitor (FC), and cascaded H-bridge (CHB).
CHB converters are used to a greater extent than other types of converters due to their fewer switches. However, this topology needs several dc voltage sources. Several different methods have been proposed to determine the values of dc sources in CHB converters. One of them is the binary and another is the trinary method [16] .
Some new cascaded multilevel inverter topologies have been proposed in [16] - [26] . Each of these topologies has some advantages and disadvantages with a different number
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of component counts and blocked voltage in switches. The topologies proposed in [19] , [21] use an axillary H-bridge in their structures. Therefore, the switches of H-bridge withstand a high voltage level. These topologies are suitable for low-voltage applications. However, the CHB converters and the topologies proposed in [16] , [17] , and [22] use several H-bridges, allowing the reduction of the blocked voltage in the switches of H-bridge. In [20] , a new topology is presented that uses a single developed H-bridge and two dc voltage sources on both sides of the inverter.
One of the most important studies on the MLIs points to the fewer number of dc voltage sources. Therefore, some researchers have tried to reduce the number of dc voltage sources by using capacitors instead of dc voltage sources in the cascaded topologies [27] , [28] . However, it becomes complicated to make a balance in the voltage of the capacitors. This paper proposes a switched capacitor (SC-Type) topology for asymmetrical multilevel inverters (MLIs). In the proposed SC-MLI, the number of components and the blocked voltage in switches are reduced. By reducing the component count, the size, complexity, and the cost of the MLI are reduced. Each proposed basic unit consists of two unequal dc sources, four capacitors, six unidirectional and four bidirectional switches and produces 25 levels in output voltage. In the presented topology, a special method to charge/discharge capacitors is used to keep the voltage balance of the capacitors. In order to verify the performance of the proposed topology, the number of switches, the number of the dc voltage sources, the amount of blocked voltage in the switches, and the power losses in the proposed MLI are compared with several other topologies.
To confirm the performance of the proposed SC-MLI, a 25-level proposed inverter is simulated and experimented whose results verify one another.
II. THE PROPOSED TOPOLOGY A. BASIC TOPOLOGY
This paper presents a new topology of the switched capacitor asymmetric multilevel inverter consisting of six unidirectional (S 1 -S 6 ) and four bidirectional (T 1 -T 4 ) switches, four capacitors (C 1 -C 4 ), and two unequal dc voltage sources (V 1 and V 2 ). This asymmetric topology can produce 25 levels in the output voltage (12 positive levels, 12 negative levels, and a zero level). The circuit of the proposed basic unit is illustrated in Fig. 1-a . Different switching patterns of this topology are shown in Fig. 1-c and Table 1 . In Table 1 , 1 and 0 represent the on and off states of the switches, respectively. As shown in Table 1 , this topology can produce 25 levels in the output voltage. In addition, the value of the dc voltage sources is assumed as follows:
where V d is a base magnitude of input voltage.
B. VOLTAGE BALANCING OF CAPACITORS
Before discussing the expansion of the proposed topology, it is necessary to investigate the voltage balancing between the capacitors in the basic unit. It means that the voltage of capacitor C 1 should be equal to the voltage of capacitor C 2 (V C1 = V C2 ). Similarly, the voltage of capacitor C 3 should be equal to the voltage of capacitor C 4 (V C3 = V C4 ). For this purpose, the energy released from the capacitor C 1 (C 3 ) must be equal to the energy released from the capacitor C 2 (C 4 ) in a cycle of output. Consider a basic unit that supplies an inductive load as shown in Fig. 1-a . In Fig. 1-b 
where V O , i O are output voltage and current, respectively. With this method, the energy released from the capacitor C 1 (C 3 ) is equal to the energy released from the capacitor C 2 (C 4 ). Therefore, the voltage of the capacitor C 1 (C 3 ) remains in balance with the voltage of the capacitor C 2 (C 4 ). It is presented in Fig. 1 -b that which capacitor(s) must be put to the current path in each output level to achieve the mentioned purpose. Another condition for capacitor voltage balancing is that both capacitors C 1 and C 2 (or C 3 and C 4 ) be charged equally. For this purpose both capacitors should connected to the dc voltage source at the same times. In last column of Table 1 , it is mentioned that which capacitor(s) can be charged in each output levels.
C. TOPOLOGY EXTENSION
Cascaded connection of the proposed topology leads to achieving more levels at the output voltage. Fig. 1-d shows the extension of the proposed topology. As shown in Fig. 1-d , the sum of the output voltage of different units gives the total output voltage of the inverter as follows:
where V O1 , V O2 , . . . V On are output voltage of unit 1 , unit 2 , . . . unit n , respectively in cascaded inverter. Table 2 shows the switching pattern of the proposed cascaded MLI. As shown in Table 2 , for each level, just three switches from each unit are in the current path. This reduces conduction loss. In the proposed cascaded MLI, the value of the dc voltage sources for the i-th unit can be calculated as follows: 
III. CALCULATION OF BLOCKED VOLTAGE IN THE SWITCHES
The other important parameter that affects the cost of an inverter is the blocked voltage of all switches (V sw ) because its reduction will contribute to the reduction of costs. The following equations can be written to calculate this parameter:
where V sw,u and V sw,b are the blocked voltage in unidirectional and bidirectional switches, respectively. V sw,u is obtained as follows:
where n is the number of cascaded units. Also, V Ski is the voltage blocked in the unidirectional switch of S ki in the i-th unit. The blocked voltage of unidirectional switches in the i-th unit (i = 1, 2 . . . , n) can be calculated as follows:
where V S1i, V S2i,..., V S6i are the blocked voltage in the unidirectional switches of S 1i ,S 2i ,. . . ,S 6i at the i-th unit, respectively. So, the total blocked voltage in the unidirectional switches in the proposed cascaded MLI is:
Similarly, V sw,b can be written as: (12) where V Tki is the blocked voltage in the k-th bidirectional switch in the i-th unit (T ki ). Firstly, the blocked voltage in the bidirectional switches of the i-th unit is obtained to simplify the calculation. Then, the results can be extended for other units.
where V T 1i , V T 2i, V T 3i and V T 4i are the blocked voltage in the bidirectional switches of T 1i , T 2i , T 3i and T 6i at the i-th unit, respectively. Therefore, the total blocked voltage in the bidirectional switches in a cascaded converter can be written as follows:
Substituting (12) and (16) in (6), the value of the total blocked voltage in all switches is obtained as follows:
The maximum output voltage of the proposed MLI is given by: By combining (17) and (18), we have:
Also, the relationship between V O,max and the number of output levels (N level ) is as follows:
By combining (19) and (20), the value of V sw is obtained as follows: Table 3 shows the number of output levels (N level ), the number of switches (N sw ) the number of dc voltage sources (N source ), the number of capacitors (N cap , the maximum output voltage (V O,max ), and the blocked voltage in switches (V sw ) based on the number of cascaded units (n) and the number of levels (N level ).
IV. COMPARISON OF THE PROPOSED INVERTER WITH OTHER TOPOLOGIES
To verify the proposed cascaded MLI, a comparison is made with some conventional topologies in terms of the number of components and blocked voltage in switches in this section. The proposed converter is compared with binary and trinary CHB [16] topologies and the topologies presented in [17] - [24] . Fig. 2 -a depicts a comparison of the number of power switches against the number of levels for the proposed topology and other topologies. Like the topology proposed in [20] , our inverter clearly requires the lowest number of switches than the topologies proposed in [16] - [19] , [21] - [26] . Fig. 2 -b compares the blocked voltage on switches for different topologies. This comparison shows that the blocked voltage in the switches of the proposed topology is lower than that of the proposed topologies in [17] , [21] , [22] and [26] . However, the inverter proposed in [19] , [20] , [23] - [25] and binary CHB have lower values. But, it is clear that these topologies require more switches than the presented topology. the proposed topology has the fewest number of dc sources like the topology in [22] except than topology of [26] .
Another parameter in comparison is related to estimation of overall cost. The cost of the multilevel inverter has a direct relationship with the number of its components such as IGBTs and dc voltage sources and the voltage rating of IGBTs [29] . This is true for multilevel volume and size. Considering this fact, in order to compare the proposed topologies with other multilevel topologies from the viewpoint of cost and size, the G coefficient is defined as follows:
According to equations at Table. 3 and (21), the G coefficient can be written as follows:
Fig . 2-d shows the variation of G coefficient versus the number of voltage levels at the output. The smaller G means lower cost, weight, and size of the multilevel inverter. Fig. 2-d shows that the proposed topology and topology presented in [20] have lower cost and size than the topologies presented in [16] - [26] . The last parameter in comparison is total device rating (TDR) of inverter. Each switching device in the proposed inverter is subject to a current stress equal to the load current (I ac ) and the voltage stress of each switch is equal to blocked voltage on it. Therefore TDR of the proposed topology calculated as follows:
where TDR Si is devise rating of switch S i and P O is total output power. Table. 4 provides a comprehensive comparison between the proposed topology and those presented in [16] - [26] from different view point. Obviously, with respect to the amounts of proportion of number of output voltage levels to number of needed components, the proposed topology requires minimum number of components as compared to their pertinent counterparts. For example, the suggested structures in [19] , [22] and [26] require 20, 16 and 41 power switches to generate 25 levels of output voltage, respectively, while the proposed topology requires only 14 power switches for its 25-level structure. Meanwhile, for this considerable number of output voltage levels, the per unit value of total blocked voltage in the proposed 25-level structure is less than of that the structure of [17] , [21] , [22] , [26] . According to above comparison, the proposed topology requires lower switches, lower dc voltage sources and has lower cost and size than others. However the blocked voltage is a large amount, yet.
V. CALCULATION OF LOSSES
There are two important types of losses in switches: 1) conduction losses; and 2) switching losses. Fig. 3 -a shows typical power losses on switch voltage and current curve.
A. CONDUCTION LOSSES
Conduction loss (P cond ) is defined in ON-state of switches. A switch consists of a transistor and an anti-parallel diode. Therefore, the conduction losses of a transistor (P cond,T ) and a diode (P cond,D ) are defined as follows:
where V T and V D are the on-state drop voltage of the transistor and anti-parallel diode, respectively. Also, R T and R D are the on-state equivalent resistance of the transistor and anti-parallel diode, respectively. β is a constant related to the specifications of the transistor. Each transistor and its antiparallel diode is conducting for (π-ϕ) radian and (ϕ) radian in the half cycle of output, respectively in which ϕ represents VOLUME 7, 2019 the power factor angle. Therefore, the total conduction losses of the switches can be written as follows: Fig. 3-b show the normalized conduction loss of different topologies. According to this figure, the proposed inverter has the lowest conduction loss among all comparison topologies
B. SWITCHING LOSSES
It is assumed that the variations of the current and the voltage of a switch during turn-on and turn-off periods are linear. The dissipated energy in the turn-on period (E on,k ) and the energy loss in the turn-off period (E off ,k ) of the k-th switch can be calculated as follow:
where E on,k and E off ,k are the turn-on and turn-off losses of the switch k, t on and t off are the turn-on and turn-off times of the switch, I is the current through the switch before (after) turning off (on), and V sw is the OFF-state voltage on the switch k. Thus, the energy loss (E sw,m ) in the m-th unit and the total switching loss (P sw ) in the cascaded configuration is obtained as follows:
where N sw is the number of switches in a basic unit, N on,k and N off ,k are the number of turn-on and turn-off of the switch k during a period of output. Also, E on,ki and E off ,ki are the energy loss of the switch k during the i-th turn-on and turnoff, respectively. f m is the switching frequency of the m-th unit and n is the number of the cascaded units. The total losses of the MLI will be: Fig. 3 -c presents the normalized switching loss of different topologies. According to this figure, the switching loss of the proposed inverter is less than that of the Binary CHB and topologies presented in [19] , [22] - [24] and more than that of topologies suggested in [17] and [20] , [21] . 
C. VARIATION OF SWITCHING LOSS OF THE PROPOSED INVERTER AGAINST THE OPERATING POINT
The output load current can be supposed as (33), where R and L are the resistance and inductance of the load, respectively. Also ω is the output frequency [30] . Fig.1 -c the voltage blocked in switch S 3 after it turns OFF is equal to 1V d . Also, the voltage blocked in switch T 1 before it turns ON is equal to 1V d . Therefore total blocked voltage related this state is equal to
The switching loss of the inverter in a cycle can be determined as (34) in a cycle of the proposed inverter, where t on is the turning ON/OFF time of the switches (supposed equal for all of them), respectively. Also, V Bk and I k are total blocked voltage and output current of the related state, respectively.
By applying the simulation and experimental results of section VI in equation (34), the switching loss of proposed inverter for a cycle of output can be calculated. Suppose the load is R = 50 and L = 100mH in series, t on = 20µs, V d = 20V . Table 6 indicate the switching loss of the proposed inverter for simulation and experimental in a cycle of output.
As it is clear, some differentiates exist between simulation and experimental results due to voltage drop of capacitors and other inverter components.
VI. EXPERIMENTAL AND SIMULATION RESULTS
To examine the performance of the proposed inverter and cascaded topology, the experimental and simulation results of a 25-level basic unit, the experimental results of a 49-level inverter and the simulation results of a 625-level cascaded converter (two cascaded units) are presented. Also, the load is considered R-L with values of R O = 50 and L O = 100 mH for the simulation and experimental works. 
A. EXPERIMENTAL AND SIMULATION RESULTS OF 25-LEVEL INVERTER
For experimental tests, the switch gating control is carried out by EZDSP2812 which produces the switching pulses. The switches are IGBTs from the BUP306D and BUP306. The nearest level method is used to control the inverter and its gating. The experimented inverter setup is shown in Fig. 4 -a. The dc voltage values are considered V 1 = 20V and V 2 = 100V . Based on Table 3 , the maximum output voltage of an inverter is V O = 240V , which has 25 levels. Fig. 4 (b, c) shows the experimental output voltage and current of a 25-level inverter, respectively. According to Fig. 4 (b, c) , the output current has some phase differences from the output voltage, and the current waveform is similar to the sinusoidal waveform, which is due to the inductive characteristic of the load. The maximum output voltage is 240 v which has 25 levels. The voltage of the capacitors is shown in Fig. 5 . As it is clear from the figure, the voltage of the capacitor C 2 (C 4 ) and the voltage of the capacitor C 1 (C 3 ) are equal (V C1 = V C2 = 20 v&V C3 = V C4 = 100 v) because the dissipated energy from the capacitors C 1 (C 3 ) and C 2 (C 4 ) are equal referred to the topology design. Fig. 6 show the simulation results of 25-level inverter. Fig. 6-a and b show the voltage and current waveforms with their harmonic spectra. The FFT analysis shows that THD of the output voltage and current are equal to 3.25% and 0.20%, respectively. 
B. EXPERIMENTAL RESULTS OF 49-LEVEL INVERTER
In this case study, the converter is supposed to be a 49-level converter and to produce 480 V peak, 50 Hz output voltage. Fig.7 -a shows the 49-level converter scheme. The converter includes four dc voltage sources that the value of each one is as follows:
The load data is as the same as the previous case. Experimental results of the proposed topology ( Fig. 7-a) are shown in Fig.7 (b, c) . Fig.7-b shows the output voltage and Fig.7 -c shows the output current. As the output voltage waveform indicates, the output voltage includes the desired levels and it is a 49-level voltage as expected.
C. SIMULATION RESULTS OF 625-LEVEL INVERTER
To simulate the proposed inverter,MATLAB Simulink software has been used. The inverter scheme in this case is same as Fig.7 -a, but the voltages are chosen as follows: Table. 3.
VII. CONCLUSION
In this paper, a novel topology of asymmetrical configuration of MLI is proposed for a wide range of application (i.e. medium-to-high voltage) such as reactive power compensators, adjustable-speed drives, uninterruptible power supplies, PV systems and solar energy systems.
The presented topology exploits a special method for the charging/discharging of the capacitors, contributing to the voltage balance of the capacitors. The presented cascaded topology was compared with some other topologies to verify its performance. According to this comparison, the proposed cascaded MLI requires the fewest number of components, the lowest power losses, and a fewer value of blocked voltage in switches compared to some topologies. Experimental and simulation results were presented to validate the performance of the proposed multilevel inverter. In the 25-level, the THD of the voltage and current is 3.25% and 0.20%, respectively, that satisfies harmonics standard (IEEE519). Professor with the University of Alberta, Canada, from January 2019 to April 2019, and then he joined Xi'an Technological University. His current research interests include modeling, analysis, and control of power converters, motor drives and control, and multi-phase machine drives, multi-level inverter, power electronic systems for renewable energy sources, process control, DSP and FPGA-based system designs, hardware in the loop, and computer-aided control.
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